We present a model for the tunneling field-effect transistor (TFET) comprising a series connection of a metal-oxide-semiconductor FET (MOSFET) with a gate-controllable tunneling diode. Through the introduction of MOSFET in the model, both operational regimes of TFET are handled correctly, with the tunneling diode dominating at low interband tunneling current and the MOSFET component dominating at high tunneling current. The comparison between our model, TCAD simulations and experimental data on TFETs with different gate oxide and channel thicknesses over the full range of gate and drain bias confirms the model's reliability and accuracy. At low tunneling current, the model further simplifies to a compact analytical model. With minor modifications, our model can also be applied to multi-gate TFET architectures.
I. INTRODUCTION
As a potential candidate to replace the metal-oxidesemiconductor field-effect transistor (MOSFET), the tunneling FET (TFET) has recently attracted much interest due to its low OFF current (I OFF ) and the possibility of reaching subthreshold slope (S) below the 2.3 Â (kT/q) limit of a standard MOSFET. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] Tunneling FETs with S lower than 60 mV/decade at room temperature have been demonstrated experimentally, albeit with relatively low ON current (I ON ). [1] [2] [3] [4] Recent research has concentrated on enhancing the I ON by employing low bandgap materials such as germanium, 5, 6 III-V compounds, 7 carbon nanotubes, 8 and even graphene. 9, 10 With improving experimental performance, reliable models are urgently required to explain the results and optimize the structures.
In the past, technology computer-aided design (TCAD) simulation combining the local Kane's model 11 with numerically obtained potential distributions have been used for qualitative analysis and TFET performance predictions. [12] [13] [14] A more precise and complicated numerical method using nonequilibrium Green's function (NEGF) is also available. 15, 16 On the other hand, an analytical model would be very useful to aid physical understanding and provide quick predictions, and indispensable for circuit-level simulation and modeling.
Several analytical TFET model have been published to date. [17] [18] [19] [20] They are generally based on analytically solving the Poisson equation at the tunneling junction and then calculating the tunneling current by inserting the obtained electric field into Kane's model for interband tunneling. In Ref. 19 , the channel was assumed to be always fully depleted, so that the effect of drain voltage (V D ) on tunneling junction is excluded. Even in models that include the effect of V D , however, the channel is still assumed to be depleted, which is usually incorrect at high gate voltage (V G ) in a long-channel TFET. 20 None of the models published to date quantitatively captures the two working regimes in a longchannel TFET: the "saturation regime" in which the tunneling current is independent of V D and the "linear regime" in which the current depends on both V D and V G . Furthermore, carrier transport along channel is typically ignored, even though the channel transport is expected to limit I ON in TFETs with a sufficiently high tunneling rate.
In this paper, we propose an analytical model for the TFET regarded as series connection of a gate-controllable tunneling diode (GTD) with a MOSFET. The potential distribution around the tunneling junction is obtained by solving the Poisson equation with the pseudo-2D method, 17, 20 including the influence of the channel potential that is determined by the series-connected MOSFET. Kane's model serves to derive the tunneling current, but using the average electric field along shortest tunneling width (E TW ) rather than the local maximum electric field (E max ). 19, 21 By combining the current-voltage (I-V) equations of the tunneling diode and MOSFET, the channel potential is determined in both linear and saturation regimes, yielding the actual value of the drain current (I D ). Generally, the channel transport in the MOSFET must be solved numerically, but our model reduces to a compact and explicit analytic expression if the tunneling rate is relatively low.
The model was validated by comparing the predicted potential profile at the tunneling junction with TCAD simulations for various biasing values, gate oxide (T ox ) and channel (T Si ) thicknesses. Further, our model accurately predicts experimental I-V data over a wide range of biasing with interband tunneling parameters that agree with published results. Finally, the model can be easily extended to multi-gate structures and used to predict the performance of TFETs with different technological parameters (gate oxide thickness, channel thickness), device geometries, and alternative materials. 
II. MODEL DERIVATION
A schematic view of a p-type TFET (PTFET) is shown in Fig. 1(a) . At sufficiently negative V G , a reverse-biased tunneling junction is formed at the source side. As illustrated in Fig. 1(b) , we model this TFET as the series connection of a p-type MOSFET (PMOSFET) at the drain side with a GTD at the source. The PMOSFET has a well-defined drain voltage V D , but its virtual source at the start of the channel coincides with the cathode of the GTD and is at a potential V C determined by current continuity.
We have performed TCAD simulations using Silvaco Atlas (version 3.18.17.R) to analyze the TFET and MOSFET properties. Figure 2 compares the surface potential profiles of the MOSFET with two TFETs possessing either a normal or an exaggerated interband tunneling rate. The exaggerated tunneling rate is implemented by directly decreasing the exponential parameter B K in Kane's model 11 from 21 MV/cm to 1 MV/cm, mimicking an optimized future TFET structure with higher tunneling (achievable, for example, by implementing the GTD in a lower bandgap material like Ge). For the TFET with normal Si junction tunneling rate, the potential drop in the channel is minimal, except for the pinched off depletion region near the drain. However, if the tunneling rate is large, the high I ON of TFET induces a large potential drop in channel. The surface potential of the TFET with exaggerated tunneling rate is almost the same as that of the MOSFET in the channel and drain regions except that there is an extra drop at the source junction due to the built-in junction potential, as shown in Fig. 2 . As a result, if the tunneling rate is high enough, only a small potential drop is needed at tunneling junction to produce a high current; the current will be restricted by the carrier transport along the channel, so a TFET with high tunneling rate degenerates into a MOSFET.
A. Current continuity and I-V characteristic of the GTD The TFET I-V characteristics can be obtained by using current continuity and setting the current I D (V G , V C ) of the GTD equal to the I D (V G ,V D -V C ) of the series connected MOS-FET with its source at V C . We need to combine the wellknown I-V relations for MOSFET (Ref. 22 ) with a model incorporating the V G and V C dependence of the GTD current.
One possible approach is to solve the Poisson equation at the junction and then use the obtained maximum electric field (E max ) in the local Kane's model. 20 However, the use of E max can greatly overestimate the tunneling current due to the non-uniformity of the electric field at tunneling junction. Instead, the use of the mean electric field (E TW ) along the shortest tunneling width (L TW ) in the WKB approximation of interband tunneling has been shown to be more accurate in planar Si pn tunnel junctions. 21 A schematic view of a GTD on SOI substrate is shown in Fig. 3(a) . Since the tunneling rate decreases exponentially with increasing tunneling width, the analytical model is still fairly accurate by only considering the shortest tunneling path. This significantly simplifies the analytical model. The surface potential along the tunneling direction can be determined by the electrostatic potentials of the gate (
, referenced to the midgap Fermi level E i in the nominally undoped channel. 23 Note that the two terms in the channel potential (u C ) consist of the channel voltage V C induced by the current flow through the channel and drain junction and the channel built-in potential V biC that reflects the change of the Fermi level in the channel induced by the V G . Following the pseudo-2D method of Ref. 20 , an equation describing the top surface potential of tunneling junction can be obtained as
where u t is the top surface potential, L d is the characteristic decay length determined by the T ox and active layer T si thicknesses, and C and D are the coefficients determined by the boundary conditions of the channel region. After inserting the channel boundary conditions, one obtains
From Eq. (2), as x decreases toward zero, the potential decays from u S at source side to u C at channel with the decay length L d , as shown in Fig. 3(b) . This potential profile ensures that the shortest tunneling barrier width L TW lies along the source-channel direction and is determined by the point where the surface potential falls by $E G /q below the source potential u S . From Eq. (2), we further obtain
such that
Equation (4) can be converted to a more straightforward form,
From Eq. (5), we can find the average electric field along the shortest tunneling barrier, E TW $ E G /qL TW , and then substitute E TW into the Kane model expression for the interband tunneling current, 11 yielding
where A K and B K are tunneling parameters determined by the bandgap and mass of the channel carriers. The parameter A K also includes the effective tunneling volume with unit channel width, but it is the B K parameter in the exponential that dominates the predicted values of I D .
B. Low current simplification and the two working regimes of a TFET
Combining Eq. (6) with the MOSFET equation, both the u C and I D of TFET can be obtained. Due to the nonlinearity of the equations, in the general case they must be solved numerically. However, if the overall TFET current is much lower than that of its MOSFET component (the PMOSFET of Fig. 1(b) with V C ¼ 0), the channel potential u C can be simplified by ignoring the potential drop along the channel.
In this case, the u C in both linear and saturation regimes of the MOSFET component can be expressed as
where V biC is the channel built-in potential and V Tth is the threshold voltage of the MOSFET component. 23 This assumption is reasonable for all experimental devices reported to date, since even the best experimental TFETs have I ON about 3 decades lower than MOSFETs built in the same technology. 3 Substituting Eq. (7) into Eq. (6), an analytical expression for I D (V G , V D ) in a TFET is obtained.
As indicated in Eq. (7), V C increases linearly with V D in the linear regime of the MOSFET and thus the I D of the GTD depends both on V G and V D , according to Eq. (6). In the saturation regime of the MOSFET, V C only depends on V G and thus the tunneling current is independent of V D . Note that the |V Tth | of the MOSFET component in the model is slightly larger than the threshold voltage of a standalone MOSFET with V C ¼ 0 (grounded source). This is most easily seen by noting that the non-zero V C is equivalent to an opposite back gate bias (V B ¼ -V C ) on MOSFET component, so that the interchannel coupling effect increases the |V Tth |. 24 In Sec. III, we will verify our model against both TCAD and experimental results measured on Si TFETs fabricated in an FD-SOI process.
III. MODEL VALIDATION
The reliability of the model proposed in Eqs. (6) and (7) is verified from two aspects. First, the potential expressed by Eq. (2) around the tunneling junction with u C determined by Eq. (7) is examined by tracking the surface potential via TCAD simulation. Next, the model is used to quantitatively fit the experimental results with extracted tunneling parameters.
A. Potential profile tracking
The surface potential is the basis for calculating tunneling current and should be determined as accurately as possible. For verifying the reliability of the potential, TCAD simulations are used to obtain the surface potential around tunneling junction and compared with the expression given by Eq. (2) for TFETs with a normal Si tunneling rate. Combining Eqs. (2) and (7) we obtain
We verified the predicted potential profile of Eq. (8) with TCAD simulations on a simplified model PTFET structure with various T ox and T si . The source and drain have a doping concentration of 1 Â 10 21 cm À3 to avoid depletion. The channel is taken as intrinsic with a length of 200 nm. For simplicity, the channel built-in potential V biC in Eq. (8) is taken as -0.6 V in all cases. Figure 4 compares the surface potential profile of the tunneling junction from TCAD simulation (dots) to that described by Eq. (8) (curves) for TFETs under different biasing with several values of T ox and T si . Figure 4(a) shows the tracking results as V D is fixed at -2 V with V G swept from -1 to -4 V, from saturation to linear regime. This model device has an SOI structure with 1 nm SiO 2 and 5 nm thick Si channel, at the limits of modern fabrication. 25 The tracking by the model is accurate and reasonable. In the saturation region, as V G decreases from -1 to -2 V, the channel potential follows the V G . However, as V G decreases below -3 V, the channel potential (u C ) is pinned by the fixed V D , because the device is now in the linear regime. Similar results can be observed for the situation with fixed V G and swept V D , as shown in Fig. 4(b) .
The structural parameters T ox and T si can strongly affect the potential profile through changing L d in Eq. (8) . As the T ox decreases from 5 nm to 1 nm with a constant T si of 5 nm, the surface potential decays faster, which is accurately reproduced by our model, as shown in Fig. 4 (c) for simulations with biasing fixed at V D ¼ -1 V and V G ¼ -3 V. The influence of the T si for fixed T ox is also accurately reproduced until T Si increases over 10 nm, at which point our model overestimates the change in the potential, see Fig. 4(d) . This discrepancy is due to the polynomial approximation for the 2D potential becoming less reliable at large T si . 19, 26 Since the trend for SOI technology is toward thinner T si , this is not a major problem for our model.
B. Quantitative fitting of experimental results
Having verified the model's ability of accurately track TCAD-simulated potential profiles in simplified TFET structures, we have further verified our model by quantitatively fitting the tunneling current from experimental results on TFETs fabricated in a standard FD-SOI process. 
A K and B K are extracted from the slope and intercept of the linear section of the curve shown in Fig. 6(b) . The extracted B K values are around 23 MV/cm for both TFETs with different gate oxides, in agreement with other reports on interband tunneling in Si. 20, 21 Substituting these values into Eqs. (6) and (7), the tunneling current under different V G and V D can be computed. Figure 7 shows the fit between our model (curves) and the experimental data (dots) from a HfO 2 TFET (similarly good fits of TFETs with SiO 2 gate oxide are obtained, see Ref. 23) . The agreement between model and experimental results is good over a large V G and V D range. The model does slightly overestimate I D in the region of very small V D and high V G only, see Fig. 7(b) . We attribute this to the fact that the tunneling model in Eq. (6) takes the parameter A K and hence the tunneling volume to be a constant. For TFETs with small L d , the electric field is very high under high V G , but at low V D the effective tunneling volume is small.
In Fig. 8 , the same fitting method is used for a PTFET with the same HfO 2 gate oxide but Si 0.65 Ge 0.35 channel material, resulting in higher I D . The extracted B K value is 19 MV/cm, which is almost 4 MV/cm lower than for a Si TFET. As shown in Fig. 8(a) , the current is dominated by trap assisted tunneling (TAT) at low V G , where the current increases slower than at high V G , 27 but at higher V G band-toband tunneling (BTBT) takes over and the data can be well fit by the model (solid lines). The overestimation of the I D at low V D is somewhat worse than in Si TFETs due to the lower B K value of Si 0.65 Ge 0.35 , as shown in Fig. 8(b) .
IV. EXTENSION TO MULTI-GATE DEVICES AND PERFORMANCE PREDICTION
The model can be used for multi-gate devices with a slight change in the definition of the decay length L d , which has the same meaning as the natural length in a MOSFET. 28 The expressions of L d for Double-Gate (DG) and Gate-AllAround (GAA) structures have been derived as 29, 30 
for DG and Even though our model quantitatively reproduces experimental results, there are still some problems requiring improvements. For simplicity, the model does not consider the doping depletion and profile in the source region, so that the shortest tunneling distance is assumed to lie along the channel length direction. This slightly overestimates the electric field and thus exaggerates the tunneling current. A simple introduction of a uniform depletion region along channel length direction is possible but results in a slightly more complicated expression. 20 However, in reality, the depletion in source region is much wider near the gate oxide than deep in the channel due to the vertical electric field from the gate, effectively tilting the tunneling direction. Since the technology of fabricating TFETs is moving towards higher source doping and sharper tunnel junctions, this relative weakness of our model is expected to become insignificant.
V. CONCLUSION
In this paper, we have developed a TFET model that includes a series-connected MOSFET limiting the current for TFETs with high interband tunneling rates. 
